i
THIS PAGE IS SUPPOSE TO BE BLANK
Table of Contents
Unit 1 – Introduction to the Circuit Board..................................................................................1
Exercise 1 – Circuit Block Familiarization .................................................................................6
Exercise 2 – Connecting the Digital Logic Circuits....................................................................8
Unit 2 – Fundamental Logic Elements.........................................................................................9
Exercise 1 – AND/NAND Logic Functions..............................................................................13
Exercise 2 – OR/NOR Logic Functions....................................................................................14
Unit 3 – Exclusive-OR/NOR Gates.............................................................................................15
Exercise 1 – Exclusive OR/NOR Gate Functions.....................................................................19
Exercise 2 – Dynamic Response of XOR/XNOR Gates...........................................................20
Unit 4 – Open Collector and Other TTL Gates ........................................................................21
Exercise 1 – DC Operation of a NOT and an OR-TIE .............................................................26
Exercise 2 – Transfer Characteristics of Gates .........................................................................27
Unit 5 – Flip-Flops .......................................................................................................................29
Exercise 1 – Set/Reset Flip-Flop............................................................................................... 32
Exercise 2 – D-Type Flip-Flop .................................................................................................3 5
Unit 6 – JK Flip-Flop ...................................................................................................................37
Exercise 1 – Static JK Flip-Flop Operation ..............................................................................40
Exercise 2 – Dynamic Operation of a JK Flip-Flop..................................................................42
Unit 7 – Tri-State Output ............................................................................................................45
Exercise 1 – Tri-State Buffer Output Control ...........................................................................49
Exercise 2 – Source and Sink Current.......................................................................................50
Unit 8 – TTL and CMOS Comparison ......................................................................................51
Exercise 1 – Trigger Levels of TTL and CMOS Gates ............................................................56
Exercise 2 – TTL and CMOS Dynamic Characteristics ...........................................................58
Unit 9 – Data Bus Control ...........................................................................................................59
Exercise 1 – Static Control of a Data Bus.................................................................................63
Exercise 2 – Dynamic Control of a Data Bus ...........................................................................64
Appendix A – Safety ................................................................................................................. A-ii