Chapter 12 Top-Level System Design
In the last few chapters, we have discussed VHDL language
features and the VHDL synthesis process. In the next few
chapters, we tie all of these ideas together by developing
a top-down design for a small CPU design, verify its func-
tionality, verify that it can be synthesized, and implement
the design in an FPGA device.