VHDL Programming

282 Chapter Eleven EXEMPLAR.EXEMPLAR_1164.all; -- Library use clause for technology cells library altera ; use altera.all ; enti ...

High-Level Design Flow 283 modgen_0_l1_l0_l0_0_l0_s2, IN1=>modgen_0_l1_l0_l0_0_l0_s1, IN2=> b_0_int); modgen_0_l1_l0_l0_0_ ...

284 Chapter Eleven part of the design is written using a strange VHDL style, the synthesizer can produce an output netlist that ...

High-Level Design Flow 285 Figure 11-5 shows a dataflow diagram of the place and route tools. Inputs to the place and route tool ...

286 Chapter Eleven After all the cells are placed and routed, the output of the place and route tools consists of data files tha ...

High-Level Design Flow 287 Static Timing For designs of 10,000 gates to 100,000 gates, post route timing simulation can be a goo ...

This page intentionally left blank. ...

Chapter 12 Top-Level System Design In the last few chapters, we have discussed VHDL language features and the VHDL synthesis pro ...

290 Chapter Twelve Reg0 Reg1 Reg2 Reg3 Reg7 Regsel ProgCnt AddrReg Addr(15:0) Data(15:0) ALU Control Ready R/W VMA Shifter ...

Top-Level System Design 291 stored in the instruction register and decoded by the control unit. The control unit causes the appr ...

292 Chapter Twelve ALU—These instructions perform arithmetic and logical opera- tions such as ADD, SUBTRACT, OR, AND, and NOT. ...

Top-Level System Design 293 This instruction loads the hex value 15 into register 1. The instruction words look like those shown ...

294 Chapter Twelve OPCODE INSTRUCTION NOTE 00000 NOP No operation 00001 LOAD Load register 00010 STORE Store register 00011 MOVE ...

Top-Level System Design 295 type state is (load2, load3, load4, store2, store3, type state is (store4, move2, move3, move4,incPc ...

296 Chapter Twelve This model instantiates components cpuand memand specifies the nec- essary signals to connect the components, ...

Top-Level System Design 297 use work.cpu_lib.all; entity mem is port (addr : in bit16; port (sel, rw : in std_logic; port (ready ...

298 Chapter Twelve “ 0000000000001111 ”, --- 1E “ 0000000000010000 ”, --- 1F “ 0000000000000000 ”, --- 20 “ 0000000000000000 ”, ...

Top-Level System Design 299 Entitymemis a large array with a simple bus interface to allow reading and writing to the memory. A ...

300 Chapter Twelve Source Destination Memory Data Figure 12-6 Block Copy Operation. starting address. This instruction loads reg ...

Top-Level System Design 301 these two instructions have executed the first time, the first memory element of the block will have ...