VHDL Programming

342 Chapter Fourteen changed by another forcecommand. The input signals are all set to an initial value and the runcommand advan ...

CPU: RTL Simulation 343 USE WORK.count_types.all; ARCHITECTURE hybrid OF testbench IS ----------------------------------- -- com ...

344 Chapter Fourteen read(l, r, good => good_number); NEXT WHEN NOT good_number; vector_time := r * 1 ns; -- convert real num ...

CPU: RTL Simulation 345 --- vector file for counter -- time ld up_dwn clk_en din 10 001 0 20 101 50 30 001 0 100 101 0 110 001 0 ...

346 Chapter Fourteen USE WORK.count_types.all; ARCHITECTURE fast OF testbench IS ----------------------------------- -- componen ...

CPU: RTL Simulation 347 (250 ns, ‘ 1 ’, ‘ 0 ’, ‘ 1 ’, 201, 160), (260 ns, ‘ 0 ’, ‘ 0 ’, ‘ 1 ’, 0, 161)); VARIABLE ev_time : time ...

348 Chapter Fourteen The advantages of the fast testbench are that it executes extremelyfast and doesn’t suffer from the operati ...

CPU: RTL Simulation 349 CPU Simulation Simulating the CPU design is different from most other entities because the CPU design do ...

350 Chapter Fourteen Figure 14-4 Compile VHDL Source Dialog Box. To compile a file from the GUI, the file is selected in the com ...

CPU: RTL Simulation 351 Figure 14-5 Waveform Display of the Reset Sequence. vcom regarray.vhd vcom trireg.vhd vcom cpu.vhd vcom ...

352 Chapter Fourteen Figure 14-6 Waveform Display after the Reset Sequence Has Completed. addregis loaded with the data bus valu ...

CPU: RTL Simulation 353 Figure 14-7 A Waveform Display Showing the Store Instruction. After the load instruction has executed al ...

354 Chapter Fourteen Figure 14-8 Branch Instruction execution. Figure 14-9 The Source Array. ...

CPU: RTL Simulation 355 Figure 14-10 The Destination Array Before the Copy Operation Has Completed. at 16. Figure 14-10 shows th ...

This page intentionally left blank. ...

Chapter 15 CPU Design: Synthesis Results After the CPU has been functionally verified, the design can be implemented in actual h ...

358 Chapter Fifteen The first step in the synthesis process is to read all the files of the design into the synthesis tool. This ...

CPU Design: Synthesis Results 359 as the target technology. Then a default package is chosen, and the actual package can be sele ...

360 Chapter Fifteen Figure 15-3 Select Input Files Dia- log Box. Figure 15-4 Set Working Directory. ...

The order that the files are read in is determined by the order in the list. The first to be read is the top of the list. In VHD ...